# **Router 1X3 – RTL Design and Verification**

## Nidhi Gopal<sup>1</sup>

**Abstract:- Routing** is the process of moving a packet of data from source to destination and enables messages to pass from one computer to another and eventually reach the target machine. A **router** is a networking device that forwards data packets between computer networks. It is connected to two or more data lines from different networks (as opposed to a network switch, which connects data lines from one single network). This paper, mainly emphasizes upon the study of router device, it's top level architecture, and how various sub-modules of router i.e. Register, FIFO, FSM and Synchronizer are synthesized, and simulated and finally connected to its top module.

#### Keywords:- Routing, Router, Data Packets, Verilog, Xilinx ISE, Questasim

## I. INTRODUCTION

A router is a networking device that forwards data packets between computer networks. A router is connected to two or more data lines from different networks (as opposed to a network switch, which connects data lines from one single network). When a data packet comes in on one of the lines, the router reads the address information in the packet to determine its ultimate destination. Then, using information in its routing table or routing policy, it directs the packet to the next network on its journey. This creates an overlay internetwork. Routers perform the "traffic directing" functions on the Internet. A data packet is typically forwarded from one router to another through the networks that constitute the internetwork until it reaches its destination node.




#### **Fig 1. Router Device**


### II. THEORETICAL BACKGROUND

A router is a device that forwards data packets along networks. It is connected to at least two networks, commonly two LANs or WANs or a LAN and its ISP's network and is located at gateways, the places where two or more networks connect. It is an OSI layer 3 routing device. It drives an incoming packet to an output channel based on the address fields contained in the packet header. Routers use headers and forwarding tables to determine the best path for forwarding the packets, and they use protocols to communicate with each other and configure the best route between any two hosts.

Figure below, shows top level architecture of router, which include components like FIFO, Register, synchronizer, FSM and input and output signals between them.




Diagrammatic Comparison between OSI Reference Model and TCP/IP Reference Model
OSI Model
TCP/IP Model



#### 1. Router packet:

**Packet format**: the packet consists of 3 parts: Header, payload and parity each of 8 bit width and the length of the payload can be extended between 3 between 1 byte to 63 byte.



> Header: Packet header contain two fields DA and length.

• DA: destination address of the packet is of 2 bits. The router drives the packet to the respective ports based on this destination address of the packets.

Each output port has 2-bit unique port address. If the destination address of the packet matches the port address, then router drives the packet to the output port. The address '3' is invalid.

• Length: length of the data is of 6-bits. It specifies the number of the number of the data bytes. A packet can have a minimum data size of 1 byte and a maximum size of 63 bytes.

If length =1, it means data length is 1 byte


If length =2, it means data length is 2 bytes

If length =63, it means data length is 63 bytes

**Payload:** payload is the data information. Data should be in terms of the bytes.

> **Parity:** This field contains the security check of the packet. It is calculated as bitwise parity over the header and payload bytes of the packet as mentioned below.

### 2. Router Input Protocol:




The characteristics of the DUT input protocols are as follows:

- Testbench Notes: All input signals are active high except low reset and are synchronized to the falling edge of the clock. This is because the DUT router is sensitive to the rising edge of the clock. Therefore, in the testbench, driving input signals on the falling edge ensures setup and hold time. But in the system Verilog/UVM based testbench, clocking block can be used to drive the signals on the positive edge of the clock itself and thus avoids metastability.
- The packet\_valid signal is asserted on the same clock edge when the header byte driven onto the input data bus.
- Since the header byte contains the address, this the router to which output channel the packet should be routed to (data\_out\_0, data\_out\_1, data\_out\_2).
- Each subsequent byte of payload after header byte should be driven on the input data bus for every new falling edge of the clock.

- After the last payload byte has been driven, on the next falling edge of the clock, the packet\_valid signal must be de-asserted, and the packet parity should be driven. This signals packet completion.
- The testbench shouldn't drive any byte when busy signal is detected instead it should hold the last driven values.
- > The `busy` signal when asserted drops any incoming byte of the data.
- > The "err" signal is asserted when a packet parity mismatch is detected.

#### 3. Router Output Protocol



The characteristics of the output protocol are as follows:


- > Test bench Note: All output signals are active high and are synchronized to the rising edge of the clock.
- Each output port data\_out\_X (data\_out\_0, data\_out\_1, data\_out\_2) is internally buffered by a FIFO of size 16X9.
- The router asserts the vld\_out\_X (vld\_out\_0, vld\_out\_!, vld\_out\_2) signal when valid data appears on the vld\_out\_X(data\_out\_0,data\_out\_1,data\_out\_2) output bus. This is a signal to the receiver's client which indicates the data is available on a particular output data bus.
- The packet receiver will then wait until it has enough space to hold the bytes of the packet and then respond with the assertion of the read\_enb\_X(read\_enb\_0.read\_enb\_1,read\_enb\_2) signal.
- The read\_enb\_X(read\_enb\_0,read\_enb\_`1 or read\_enb\_2) input signal can be asserted on the falling clock edge in which data are read from the data\_out\_X(data\_out\_0,data\_out\_1,data\_out\_2)bus.
- The read\_enb\_X(read\_enb\_0,read\_out\_1 or read\_out\_2) must be asserted within 30 clock cycles of the vld\_out\_X(vld\_out\_0,vld\_out\_1,vld\_out\_2) being asserted else time-out occurs, which resets the FIFO.
- The data\_out\_X (data\_out\_0,data\_out\_1 or data\_out\_2) bus will be tri-stated(high Z) during a scenario when a packet's header byte is lost due to time-out condition.

#### 4. Router- Top Level block

The top level architecture of router is shown in the figure. The router module consists of FSM, REGISTER, SYNCHRONIZER, FIFO\_0, FIFO\_1, FIFO\_2.

During the course of the designing and implementing the whole module, we design each sub-module one by one individually using RTL coding in Verilog and then from the top we will instantiate all sub-module using structural style of modeling and using some constructs of advance Verilog also.

#### 5. Router : FIFO



#### Functionality

There are 3 FIFOs used in the router design. Each FIFO is of 9 bits wide and 16 bit bytes depth. The FIFO works on the system clock and is reset with a synchronizer active low reset. The FIFO is also internally reset by an internal reset signal **soft\_reset**. **Soft\_reset** is an active high signal which is generated by the SYNCHRONIZER block during time out state of the ROUTER.

If **resetn** is low then full=0, empty=1 and data\_out=0.

The FIFO m/m size is 16X9. The extra bit in the data width is appended in order to detect the header byte. **Lfd\_state** detects the header byte of a packet.

The 9<sup>th</sup> bit is 1 for header byte and 0 for the remaining bytes.


#### Write Operation:

- Signal **data\_in** is sampled at the rising edge of the edge of the clock when **write\_enb** is high.
- Write operation only takes place when FIFO is not full in order to avoid over\_run condition.

#### **Read operation:**

- The data is read from **data\_out** at rising edge of the clock, when **read\_enb** is high.
- Read operation only takes place when the FIFO is not empty in order to avoid under run condition.
- > During the read operation when a header byte is read, an internal counter is loaded with the payload length of the packet plus '1' (parity byte) and starts decrementing every clock till it reached 0. The counter holds 0 till it is reloaded back with a new packet payload length.
- During the time out condition, full=0, empty=1.
- data out is driven to HIGH impedance state under 2 scenarios:
- When the fifo m/m is read completely (header+payload+parity).
- Under the time out condition of the Router.
- Full- FIFO status which indicates that all the locations inside FIFO have been written.
- **Empty-** FIFO status which indicates that all the locations of the FIFO have been read and made empty.
- Read and write operation can be done simultaneously.

#### 6. **ROUTER : SYNCHRONIZER**



#### **Functionality:**

This module provides synchronization between router FSM and router FIFO modules. It provides faithful communication between the single input port and three output ports.

detect\_add and data\_in signals are used to select a FIFO till a packet routing is over for the selected FIFO.

- Signal fifo\_full signal is asserted based on full\_status of fifo\_0 or FIFO\_1 or FIFO\_2.
- If data\_in =2'b00 then fifo\_full=full\_0
- If data\_in=2'b01 then fifo\_full=full\_1
- If data\_in=2'b10 then fifo\_full=full\_2 else fifo\_full=0
- The signal **vld\_out\_x** signal is generated based on empty status of the FIFO as shown below :
- vld\_out\_0=~empty\_0
- vld\_out\_1=~empty\_1
- vld out 2 = empty 2

The write\_enb\_reg signal is used to generate write\_enb signal for the write operation of the selected FIFO.

There are 3 internal reset signals (soft\_reset\_0, soft\_reset\_1, soft\_reset\_2) for each of the FIFO respectively. The respective internal reset signals goes high if read enb X (read\_enb\_0,read\_out\_1,read\_out\_2) is not asserted within 30 clock cycles of the vld\_out\_X(vld\_out\_0,vld\_out\_1 or vld\_out\_2) being asserted respectively.

## 7. ROUTER: FSM

velock vesetn pkt_valid data in fife_tuill fife_empty_0 fife_empty_1 fife_reset_0 soft_reset_0 parity_done	FSM	write_enb_reg detect_add id_state . laf_state . ifd_state . ifd_state . rst_int_reg
low_packet_valid		busy

### STATE-DECODE\_ADDRESS

 $\succ$  This is the initial reset state.

Signal **detect\_add** is asserted in this state which is used to detect an incoming packet. It is also used to latch the first byte as a header byte.

### STATE-LOAD\_FIRST\_DATA

Signal lfd\_state is asserted in this state which is used to load the first data byte to the FIFO.

 $\succ$  Signal busy is also asserted in this state so that header byte that is already latched doesn't update to a new value for the current packet.

> This state is changed to LAOD\_DATA state unconditionally in the next clock cycle.

### STATE-LOAD\_DATA

> In this state the signal ld\_state is asserted which is used to load the payload data to the FIFO.

Signal busy is de asserted in this state, so that ROUTER can receive the new data from input source every clock cycle,

Signal write\_enb\_reg is asserted in this state in order to write the Packet information (Header+Payload+Parity) to the selected FIFO.

This state transits to LAOD\_PARITY state when pkt\_valid goes low and to FIFO\_FULL\_STATE when FIFO is full.

## STATE-LOAD\_PARITY

> In this state the last byte is latched which is the parity byte.

- ▶ It goes unconditionally to the state CHECK\_PARITY\_ERROR.
- Signal busy is asserted so that ROUTER doesn't accepts any new data.
- write\_enb\_reg is made high for latching the parity byte to FIFO.

### STATE-FIFO\_FULL\_STATE

Busy signal is made high and write\_enb\_reg signal is made low.

Signal full\_state is asserted which detects the FIFO full state.

### STATE-LOAD\_AFTER\_FULL

- > In this state laf\_state signal is asserted which is used to latch the data after FIFO\_FULL\_STATE.
- Signal busy & write\_enb\_reg is asserted.

▶ It checks for parity\_done signal and if it is high, shows that LOAD\_PARITY state has been detected and it goes to the state DECODE\_ADDRESS.

▶ If low\_packet\_valid is high it goes to LOAD\_PARITY state otherwise it goes back to the LOAD\_DATA state.

### STATE-WAIT\_TILL\_EMPTY


Busy signal is made high and write\_enb\_reg signal is made low.

### STATE-CHECK\_PARITY\_ERROR

- ▶ In this state rst\_int\_reg signal is generated, which is used to reset low\_packet\_valid signal.
- > This state changes to DECODE\_ADDRESS when FIFO is not full and to FIFO\_FULL\_STATE when FIFO is full.

Busy is asserted in this state.

### 8. ROUTER: Register



### Functionality:

This module implements 4 internal registers in order to hold a header byte, FIFO full state byte, internal parity and packet parity byte. All the registers in this module are latched on the rising edge of the **clock**.

- Figure 1 If reset is low then the signals (dout,err,parity\_done and low\_pkt\_valid) are low.
- > The signal **parity\_done** is high under the following conditions:
- When signal **ld\_state** is high and signals (**fifo\_full and pkt\_valid**) are low.
- When signals **laf\_state** and **low\_pkt\_valid** both are high and the previous value of **parity\_done** is low.
- rst\_int\_reg signal is used to reset low\_pkt\_valid signal.
- detect\_add signal is used to reset parity\_done signal.
- Signal low\_pkt\_valid is high when ld\_state is high and pkt\_valid is low. Low\_packet\_valid shows that pkt\_valid for current state has been deasserted.
- First data byte i.e., header is latched inside an internal register when detect\_add and pkt\_valid signals are high. This data is latched to the output dout when lfd\_state goes high.
- Then signal **data\_in** i.e. Payload is latched to **dout** if **ld\_state** signal is high and **fifo\_full** is low.
- Signal data\_in is latched to an internal register when **ld\_state** and **fifo\_full** are high. This data is latched to output **dout** when laf\_state goes high.
- **Full\_state** is used to calculate internal parity.
- Another internal register is used to store internal parity for parity matching. Internal parity is calculated using the bit-wise xor operation between header byte, payload byte and previous parity values as shown below:

parity\_reg=parity\_reg\_previous^header\_byte ---- t1 clock cycle parity\_reg=parity\_reg\_previous^header\_byte ---- t1 clock cycle parity\_reg=parity\_reg\_previous^header\_byte ---- t1 clock cycle parity\_reg=parity\_reg\_previous^header\_byte ---- t1 clock cycle

#### Last payload byte

> The err is calculated only after packet parity is loaded and goes high if the packet parity doesn't match with the internal parity.

## III. SIMULATION RESULTS

Following components of router were synthesized and simulated, using Xilinx ISE software. And Simulation results were observed. Following are the results obtained:






Figure: Fifo output



	530.645 ns
Name Value	0 ns  200 ns  400 ns  600 ns  800 ns
Ug err o	
lig parity_done 0	
1 low_packet_valid	
▶ 🎇 dout[7:0] 140	(0)000€0000026
🔓 clock 1	
🄚 resetn 🛛 1	
ht_valid 1	
▶ 🚮 data_in[7:0] 140	034)009000002639100000000000000
🔓 fifo_full 0	
🔓 detect_add 🛛 0	
🔓 Id_state 🛛 1	
🔓 laf_state 🛛 0	
🔓 full_state 🛛 0	
🔓 Ifd_state 🛛 0	
) rst_int_reg 0	
🕨 🚮 i(31:0) б	x 0.1230557 8 0.1230507 8
DELAY[31:0] 10	10

Figure: Synchronizer output



**Figure:** Top output

#### IV. CONCLUSION

The Router1X3 is designed and verified successfully. Many coding bugs are debugged during the verification.

Scenarios like packets with payload length

- 8 byte
- 14 byte
- 16 byte
- 17 byte
- FIFO full state(observing busy signal)
- **A A A A A A A** good packet
- packet which is never read

- $\triangleright$ Simultaneous read write operation
- $\triangleright$ Bad packet/corrupt packet

were driven from the testbench to determine the robustness of the design. And it was working seamlessly as shown by the coverage report produced by Questasim with 100% FSM state coverage, 81.81% FSM transition coverage, 96.42% toggle coverage, 92.40% statement coverage.

Prosts Common Report			
Questo Coverage Report × +			
+ + d Nettif-G41Verlog, bits Rodert	13 Service Attributed Science and a test	= C    Q, Sease	\$ 0 4 # Ø
Questa Coverage R	leport		
Namber of tests ran [] Passed: [] Warning: 0 Fana]: 0 ant of tests included in report.			
E MARK PROPERTY AND A STATE	1	7	
Overage Summary by Structur	re: Coverage Summary by Type:		
Design Scope + Coverage (%) +	Weighted Average \$2.98%		
nutrie top th \$2.95%	Coverage Type + Bins + Hits + Misses + Coverage (%)		
DK/TE 82,83%	Statement 380 368 12 94541%		
	Branch 116 169 17 92.86%	1	
	FEC Expression         6         5         1         83.33%           FEC Condition         86         70         16         \$1.39%		
	Toggle 726 396 330 54.54%		
	FSM State 8 8 0 100.00%		
	FSM Transition 22 18 4 81.81%		
	Figure. Coverage re	port by instance	
Questo Coverage Report X +	0 0 1		- 8 🗖
Questa Coverage Report × +		7 C ] Q, Search	- 0 - 0 - 0 - 0 - 0 - 0 - 0 - 0 - 0 - 0
e + @ tect#JStDivelog_ide_Tecter Questa Coverage S	00/sin/co.Mminpot/jages/000982.Mm	∀ C ] Q, Seenh	
	ogramvasitemingaatrijages/200982.tem <b>ummary</b>		
	00/sm/co.Mer/mport/pages/000982.Men <b>ummary</b> 5 59.79%	∀ ( <sup>1</sup> )[ Q, Seenh	
	00/view/uou/Nem/lappes//2005922.htm 2 2 3 5 5 5 5 5 5 5 5 5 5 5 5 5		
Start/F/B2/Yerlog_bloc/Roser/     Questa Coverage S     cope: /roster_top_th/DUT/fa1     coal Instance Coverage Details:     Keighted Avreage:     coverage Type - Bins + Bins + Mins + Mins     isonom 28 33 46     EC Condense 29 24	CC/ser/co-Memberer/pages/200582.Men Cummary Elses • Coverage (%) • 3 92.0% 5 82.75%		
Source of the control of the co	00/view/uou/Nem/lappes//2005922.htm 2 2 3 5 5 5 5 5 5 5 5 5 5 5 5 5		
A South Coverage Details      A South Coverage      A South C	CG/ym/co.Meming.or/gages/000982.Mem Cummary 5 5 5 5 5 5 5 5 5 5 5 5 5	(C) [Q, Seenh	
Start Viet Viet Viet Viet Viet Viet Viet Vie	CG/ym/co.Meming.or/gages/000982.Mem Cummary 5 5 5 5 5 5 5 5 5 5 5 5 5	(C) [Q, South	
Stand Viet Viet Viet Viet Viet Viet Viet Viet	CG/ym/co.Meming.or/gages/000982.Mem Cummary 5 5 5 5 5 5 5 5 5 5 5 5 5	(C) [Q, Seenh	
A Start of Additional Additi Additional Additional Additional Additional Additional Additional	CG/ym/co.Meming.or/gages/000982.Mem Cummary 5 5 5 5 5 5 5 5 5 5 5 5 5		
	CG/ym/co.Meming.or/gages/000982.Mem Cummary 5 5 5 5 5 5 5 5 5 5 5 5 5	(C) [Q, Seenh	
	CG/ym/co.Meming.or/gages/000982.Mem Cummary 5 5 5 5 5 5 5 5 5 5 5 5 5		

#### **Figure: Coverage Report** ACKNOWLEDGEMENT

The author would like to thank Mrs. Susmita Nayak, and Mr. Putta Satish for their proper guidance, continuous support and engagement in this research.

### REFERENCES

- [1]. Verilog HDL:- Samir Palnitkar
- System Verilog:- Chris Spear [2].
- The ASIC Website: <u>www.asicworld.com</u> <u>www.google.com/fifo-theory-verilog</u> [3].
- [4].
- www.wikipedia.com [5].